(Sr.) Staff Package Design Engineer - MIS substrate/FC expose die (Experienced in Power or Gan is requried)

Renesas Electronics

full-time senior Zhubei, Taiwan · More jobs in Zhubei, Hsinchu County, Taiwan

This job comes from Renesas Electronics's own careers page (see the original posting). Apply here to keep track of it, then finish on Renesas Electronics's site.

Apply now Log in to apply

Prefer a full account with a password? Sign Up to Apply

Job Description

Job Summary

• Design and develop package and interconnect methods for Renesas’s packaging needs in the areas of Power SiP/modules, wafer level, flip-chip, multi-chip module and power device packaging, GaN related PKG is a plus.

• Package technologies qualification for consumer & industrial power as well as automotive power applications.

Key Responsibilities

• Benchmark, select and qualify suitable materials, processes and assembly subcontractors (OSAT) or contract manufacturers (CM).

• Work with OSAT/CM to develop, run DOE to optimize processes, establish process spec & monitor and resolve process issues early in the production to ensure only parts with superior quality shipped to customer.

• Work with Product groups and Reliability team, qualify new packages and processes within required time frame & further address internal and external customer complains working with peers of Marketing, Product groups, Quality and Operations organization to satisfy growth in businesses.

• Ensure smooth transition into production & implement ramp up monitor.

• Participate in packaging roadmap development & focus on execution, develop and maintain technical expertise on advances and innovations in power SiP/modules, wafer level packaging, flip chip interconnects and panel level package.

• Establish & maintain package design rules.